Abstract-This paper presents an integrated ultrasound chip (IUC), which adopts a three-side buttable architecture to integrate a large number of capacitive micromachined ultrasonic transducers (CMUTs) and a reconfigurable 16 × 16 transceiver array to configure the transmitting and receiving patterns of a CMUT array. The IUC was fabricated using a silicon-based MEMS process and a 0.35-µm CMOS process with 120 V devices. The transmitting and receiving patterns were controlled to optimize the image SNR and frame rate for a given target image. The proposed area-efficient high-voltage level shifter and digital pulse width control scheme were adopted to implement the reconfigurable transceiver array. Furthermore, a static sequential access memory block was implemented to reduce the loading time of the configuration data, which are used to control the IUC. For a 2 × 8 IUC array with a data rate of 400 Mb/s, the data-loading time was reduced from 123.2 to 1 µs. The image of a spring with a diameter of 1 mm was successfully acquired using the proposed IUC with fully transmitting and receiving array.
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I. INTRODUCTION

3
-D ultrasound imaging systems are a promising medical diagnostic imaging modality because they can potentially acquire 3-D images in real time without ionizing radiation [1] . However, there is a challenge in implementing a compact system using conventional system architecture [2] because numerous cables are used to connect thousands of ultrasound transducers and front-end circuits such as high-voltage (HV) pulse transmitters and low-voltage (LV) receivers. To overcome this problem, an integrated ultrasound chip (IUC) integrating a 2-D capacitive micromachined ultrasonic transducer (CMUT) array and front-end circuits underneath each CMUT has been researched [3] , [4] . Manuscript Previously, an HV pulse transmitter and an LV receiver underneath each CMUT were integrated in an IUC [3] . However, the IUC can receive or transmit ultrasound using only a single CMUT at a time and therefore, only a synthetic aperture imaging technique can be used [5] , which has the disadvantages of a low image signal-to-noise ratio (SNR) and a low frame rate [6] . Thus, full-transmit X-receive with a no common elements (FT-XR-NC) array pattern [7] and transmitbeamforming were adopted to increase the frame rate and improve the SNR [4] . However, although the required SNR and frame rate depend on the target image, a fixed pattern of the transmitting and receiving array [4] cannot optimize the image SNR and frame rate for a given target image [8] . Moreover, although a larger number of CMUTs provide a higher image SNR, the maximum size of an IUC array using the previous IUC [4] is limited to only a 2 × 2 array, which corresponds to a CMUT array size of 32 × 32. Therefore, the IUC that can reconfigure transmitting and receiving array patterns and extend them to a larger array is highly required.
In this paper, we present a three-side buttable IUC integrating a reconfigurable 16 × 16 transceiver array and a 16 × 16 CMUT array. The proposed IUC adopts a three-side buttable architecture to integrate a large number of CMUTs and the proposed reconfigurable architecture enables configuring the transmitting and receiving array patterns using the configuration data. In addition, a static sequential access memory (SSAM) block is implemented to reduce the loading time of the configuration data for the 2 × N IUC array. This paper is organized as follows. Section II presents the architecture of the proposed IUC. In Section III, we describe the implementation of transceiver building blocks. The experimental results of the IUC are presented in Section IV followed by the conclusions in Section V.
II. IUC ARCHITECTURE
A. Block Diagram
The proposed IUC consists of a 16 × 16 CMUT array, a reconfigurable 16 × 16 transceiver array, and peripheral blocks such as the SSAM block, high-speed serial interface block, timing generator, and 16-channel output buffers, as 0018-9383 © 2013 IEEE shown in Fig. 1 . The reconfigurable 16 × 16 transceiver array and 16 × 16 CMUT array are vertically integrated using flipchip bonding technology [9] . To adopt the three-side buttable architecture, peripheral blocks are located at the left side of the transceiver array. The high-speed serial interface block receives differential signals of the clock (CLK) and configuration data (C_DATA). The SSAM block stores the received configuration data and transfers the stored configuration data to the transceiver array. The CMUT array transmits and receives ultrasound according to the configuration data. The 16-channel output buffers are used to transfer the outputs of the transceiver array out of the chip. The timing generator controls the entire operation of the IUC.
B. Capacitive Micromachined Ultrasonic Transducer
The proposed IUC integrates a 16 × 16 array of CMUTs. A microphotograph of the CMUT fabricated in this paper is shown in Fig. 2(a) . The area of the CMUT is determined by half wavelength of ultrasound to avoid grating lobes [10] . Since an ultrasound frequency of 3 MHz is used and the speed of the ultrasound in body is 1540 m/s, the area of the CMUT is determined to be 250 μm × 250 μm. The CMUT was fabricated on the highly doped silicon substrate using a silicon-based MEMS process with wafer bonding method [11] . The silicon substrate was used as the bottom electrode of the CMUT array for dc biasing. A single CMUT consists of 24 CMUT cells, which share the top electrode. The top electrode is located on the silicon membrane, as shown in Fig. 2 
(b).
To connect the top electrode and the bonding pad at the bottom side of the CMUT, through-silicon-via (TSV) was used. The silicon substrate was insulated by silicon nitride (Si 3 N 4 ) and silicon dioxide (SiO 2 ). The bonding pad for dc biasing is located underneath the substrate.
The fabricated CMUT transmits ultrasound when an HV pulse is applied to the top electrode. The maximum allowable voltage of the HV pulse is 120 V in this design. The transmitted ultrasound is reflected at the tissue that has different acoustic impedance. The reflected ultrasound vibrates the membrane and thereby, the CMUT generates a current signal. Since the reflected ultrasound is significantly attenuated, a LV receiver with low noise characteristics is required to convert the generated current signal to a voltage signal. 
C. Reconfigurable 16 × 16 Transceiver Array
To configure the transmitting and receiving array pattern, all CMUTs should be able to transmit and receive ultrasound independently and only selected CMUTs should perform the transmitting and receiving operations. Thus, we integrated a transceiver underneath each CMUT. Also, the transmitting and receiving operation of each transceiver are independently controlled using the configuration data. beamforming and to configure the transmitting array pattern using pulse delay control data (D_DATA). To configure the receiving array pattern, the LV receiver is enabled by receiver selection data (S_DATA). 16 LV receivers in the Mth row share the output signal line of the Mth row (ROUT_M) and a single LV receiver in the Mth row can be enabled. The HV protection switch prevents HV from being applied to the LV receiver. There is no HV switch at the output of the HV pulse transmitter to block the output current signal of the CMUT when the LV receiver receives ultrasound because the output of the HV pulse transmitter is in the high-impedance state.
D. Static Sequential Access Memory
The multidrop interface topology for transferring the configuration data reduces the interface complexity of the 2 × N IUC array. However, the loading time of the configuration data increases as the size of the IUC array increases and thereby, the frame rate is reduced. To reduce the data-loading time without increasing the complexity of the interface, the SSAM block is introduced and implemented.
The operation of the 2 × N IUC array is divided into three phases: the data-loading phase, the transmitting phase, and the receiving phase, as shown in Fig. 4 . During the receiving phase, LV receivers amplify the output signals of the CMUTs. Simultaneously, each IUC is sequentially selected and receives configuration data for the next-pulse repeat period. The received configuration data is stored in the SSAM block. During the data-loading phase, the SSAM block of each IUC simultaneously transfers the stored configuration data to the transceiver array using the 192-b parallel data bus (DBUS_1 -DBUS_16) shown in Fig. 1 . The 192-b data bus provides a data transfer rate of 6.4 Gb/s at 33.3 MHz. As a result, the implementation of the SSAM block reduces the data-loading phase by receiving the configuration data during the receiving phase and transferring the configuration data to the transceiver array using the 192-b parallel data bus.
III. BUILDING BLOCKS OF TRANSCEIVER
To integrate the transceiver underneath each CMUT, the building blocks of the transceiver should be area-efficient because each CMUT occupies only 250 μm × 250 μm. Thus, the digital pulse width control scheme and the proposed areaefficient HV level shifter were adopted to reduce the areas of the pulse shaper and HV pulse transmitter, respectively. 
A. Pulse Shaper
A previously developed analog pulse width control scheme occupied a large area due to its large capacitor [4] . Therefore, we adopted the digital pulse width control scheme using a counter and a comparator to reduce the area. In the reduced area, we also integrated the pulse number control unit to generate multiple HV pulses, which have a lower second harmonic than a single HV pulse.
The pulse shaper consists of the pulse delay control unit, pulse width control unit, and pulse number control unit, as shown in Fig. 5(a) . The pulse delay control unit adopts the delay control method presently previously [12] . The 11-b reference counter output (G_CO), 6-b pulse width control data (W_DATA), 2-b pulse number control data (N_DATA), clock (CLKH), and transmitting enable signal (TX_EN) comprise the global control signals (T_CON) described in Fig. 1.  1 and 2 are the control signals of the HV pulse transmitter. The timing diagram of the pulse shaper is depicted in Fig. 5(b) when the decimal codes of D_DATA, W_DATA, and N_DATA are 80, 51, and 2, respectively. When D_DATA is equal to G_CO, the HV pulse goes to high (120 V). Simultaneously, the 6-b counter in the pulse width control unit starts to count the rising edge of CLKH. When the output of the 6-b counter (W_CO) is equal to W_DATA, the HV pulse switches from high to low (0 V) or from low to high depending on its previous state and the 6-b counter is reset. The pulse width control unit operates until the output of the 2-b counter (N_CO) and N_DATA are equal. The 2-b counter counts the falling edge of 1. When TX_EN goes to low, 2 becomes low and the HV pulse enters the high-impedance (high-Z) state. 
B. High Voltage Pulse Transmitter
The HV pulse transmitter was designed using 120 V laterally double-diffused MOSFETs (LDMOSFETs) because the fabrication process of LDMOSFETs is compatible to that of LV CMOS devices [13] . In this paper, the HV and LV transistors are distinguished in the schematics by the symbols illustrated in Fig. 6 .
The required area of the HV pulse transmitter is dominantly determined by the number of LDMOSFETs because each LDMOSFET occupies a large area due to the drift region to sustain a high voltage [13] . The current mirror-type HV level shifter [14] requires only three LDMOSFETs, as shown in Fig. 7(a) . However, the output of the HV pulse transmitter is not completely discharged due to the slow turnoff speed of LMP 1 and this induces a noise current in the received ultrasound. To reduce the area of the HV pulse transmitter and eliminate the noise current, we propose a turnoff voltage controlled HV level shifter. Fig. 7(b) shows a schematic diagram of the proposed HV pulse transmitter. Because the driving capability of For the case of the HV pulse transmitter without the two diode-connected NMOSFETs, V OG does not charge up to 120 V, as shown in Fig. 9(a) . Hence, the current of LMP 1 introduces noise on the output current of CMUT, as shown in Fig. 9(b) . By contrast, the two diode-connected NMOSFETs make V OG charge to 120 V. As a result, the current of LMP 1 does not flow. Also, the output of the HV pulse transmitter (V HV PULSE ) is fully discharged to 0 V, as shown in Fig. 9(c) . Therefore, the proposed HV level shifter eliminates the noise current and generates the output of the HV pulse transmitter in the high-impedance (high-Z) state by adding only two LV devices, NM 1 and NM 2 .
C. Low-Voltage Receiver
The trans-impedance amplifier (TIA) is used for the LV receiver and consists of a two-stage amplifier and a feedback resistor (R FB ), as shown in Fig. 10 . The trans-impedance gain of the TIA is set by R FB . The resistance value of R FB should be as large as possible because the high trans-impedance gain of the TIA reduces the input-referred current noise of the TIA and relaxes the noise requirements of the output buffer. To increase the trans-impedance gain of the TIA without decreasing the input range of the TIA, we employed a two-stage amplifier, which has a wide output range with a small area. The transimpedance gain and bandwidth of the TIA are 85 dB and 10 MHz, respectively. To configure the receiving array, the switches (SW 1 -SW 4 ) disable the LV receiver when S_DATA is low. Fig. 11 shows a microphotograph of the three-side buttable IUC fabricated using a 0.35-μm CMOS process with 120 V devices and a silicon-based MEMS process. All wire bonding pads are located at the left side of the chip to extend the 2 × N IUC array.
IV. EXPERIMENT RESULTS
The delay, width, and number of the HV pulse with respect to the whole digital code of D_DATA, W_DATA, and N_DATA were measured. The pulse delay was controlled from 5 ns to 10.24 μs in 5 ns steps at 200-MHz clock. The pulse width was controlled from 100 to 315 ns in 5-ns steps. The pulse width control range shows that the frequency of the HV pulse was controlled from 1.5 to 5 MHz. The HV pulse number control function was also successfully controlled from one to three pulses.
To measure the transmitting pressure of the IUC, the IUC was immerged in bean oil. The speed of ultrasound in bean oil is comparable with the speed of ultrasound in the human body [3] . A needle-type hydrophone with a gain of 7.8 mV/kPa was used to receive the transmitted ultrasound from the IUC. The distance between the hydrophone and the IUC was set to 8.8 mm and the CMUT array was biased by 30 V. At a distance of 8.8 mm and ultrasound frequency of 3 MHz, the attenuation and diffraction losses were calculated to be 37 dB [15] . Fig. 12(a) shows the measured waveform of the hydrophone output when the ultrasound was transmitted from the IUC. The ultrasound was transmitted from a CMUT at the rising edge of the transmitting enable. After 6 μs from the rising edge of transmitting enable, the transmitted ultrasound arrives at the hydrophone. The peak-to-peak voltage of the hydrophone output is 18 mV. Considering the attenuation and diffraction losses and the receiving gain of the hydrophone, the single CMUT transmits an ultrasound of 168 kPa.
To measure the receiving gain of the IUC, we set the oilair interface at 4.4 mm from the IUC and acquired the pulseecho signal using the oil-air interface. The oil-air interface can be used as a perfect plane reflector [4] . The ultrasound was transmitted from a CMUT at the rising edge of the transmitting enable. The transmitted ultrasound was reflected and then arrived to the IUC after 6 μs. The peak-to-peak output voltage of the IUC is 115 mV, as shown in Fig. 12(b) . The measured voltage was corrected for attenuation and diffraction losses for a two-way distance of 8.8 mm. Thus, the receiving gain of the IUC is 50 mV/kPa. We also measured the input-referred noise of a reception channel, which consists of a CMUT element, a LV receiver, and an output buffer. The input-referred pressure noise is acquired by dividing the receiving gain from the measured output voltage noise of the reception channel. At the frequency of 3 MHz, the input-referred pressure noise of the reception channel is 0.5 mPa/ √ Hz as shown in Fig. 13 . Therefore, the calculated noise floor of the IUC is 3.1 Pa. Since the maximum allowable output voltage of the LV receiver is 1 V, the maximum allowable input pressure is 20 kPa. As the result, the dynamic range of the LV receiver is 76 dB.
The data-loading time of a 2 × 8 IUC array without the SSAM block is 123.2 μs at the data rate of 400 Mb/s because each chip sequentially receives 3080-b and requires the data-loading time of 7.7 μs. However, when adopting the SSAM block, the data-loading time of a 2 × 8 IUC array decreased from 123.2 to 1 μs, corresponding to a reduction rate of 99% because the SSAM block enables sharing of the receiving phase for the configuration data reception, as shown in Fig. 14 . Also, the data-loading time is fixed to 1 μs because the configuration data for each IUC is stored in own SSAM block during the receiving phase and each IUC loads the stored configuration data using its own 192-b parallel data bus during each cycle. Fig. 15 shows the pulse repeat period of the 2 × 8 IUC array with and without using the SSAM block at an image depth of 15 cm. The pulse repeat period decreases from 327.2 to 205 μs, representing a reduction rate of 37%. Therefore, the SSAM block is very useful to reduce the pulse repeat period of the IUC array because the data-loading time without using the SSAM block occupies 37% of the overall pulse repeat period.
We demonstrated a 3-D image by using a spring with a wire diameter of 1 mm. In this demonstration, fully transmitting and fully receiving array patterns, which use all CMUTs to transmit and receive ultrasound, were adopted. Because 16 CMUTs can simultaneously receive ultrasound, the IUC performs sixteen cycles of the transmitting and receiving operation using the array pattern, as shown in Fig. 16(a) . The equivalent array pattern of the receiving operations is shown in Fig. 16(a) . The front and side views of the acquired 3-D image are shown in Fig. 17(a) and (b) , respectively. Furthermore, minimally redundant transmitting and receiving array patterns such as FT-XR-NC [7] can be adopted to increase the frame rate, as shown in Fig. 16(b) . The perfor- mance summary of the proposed IUC compared with previous works is listed in Table I . The proposed IUC integrates a HV pulse transmitter and a LV receiver underneath each CMUT.
The integration provides controllability of the transmitting and receiving array pattern. Also, the three-side buttable architecture allows for integrating a large number of CMUTs into a 2 × N structure.
V. CONCLUSION
We presented a three-side buttable IUC, which integrates a 16 × 16 reconfigurable transceiver and CMUT array. The IUC was fabricated using a silicon-based MEMS process and a 0.35-μm CMOS process with 120 V devices. The proposed IUC possesses three advantages over previous reported works: 1) The reconfigurable transceiver array provides various transmitting and receiving array patterns to optimize the image SNR and frame rate for a given target image. 2) The 2 × N extension of the IUC enables integration of a large number of CMUTs.
3) The implementation of SSAM provides a simple interface of the 2 × N IUC array and reduces the configuration data-loading time. These advantages demonstrate that the proposed IUC is a step toward high-resolution and high-frame rate 3-D ultrasound imaging systems.
